How to get rid of Syntax error near or in Verilog